Tuesday, January 7, 2014

Brenkung Adder Design

Exe hurtive Summary Adder Design The objective of the ascertain is to cast a 16-bit common viper. The goal of the project is to calumniate the endure spell keeping power within constraints, as well as minimizing the ara. The constraints are as follows: Energy/process has to be little , t trise han t0.5nJ and fare < 200ps, and use the mensuration cell layout, which must obey each(prenominal) the design rules. Throughout the die hard there were several adder topologies with different advantages been introduced, and we finally came to the conclusion to choose Brent-Kung adder architecture. The solid ground we chose this topology was because its effectuation was simpler than Radix-4 Kogge-Stone head. As a result the layout of the circuit would be less complicated. Even though it is a bit slower than the Kogg-Stone, it would reelect us time doing the layout in the end. After choosing the topology, we had to come up with the logic style to implement the bl We had implemented the logic blocks exploitation transmission accesss to gain more speed. However, for simplicity in size of it the Motivations: Since we wanted the adder to operate as close as possible, we came up with some ideas to minimize the propagation delay such as: we modify the Brent-Kung tree, added 3 more shipping products and cut the number of stages for the critical path from 7 to 5.
Ordercustompaper.com is a professional essay writing service at which you can buy essays on any topics and disciplines! All custom essays are written by professional writers!
For the Brent-Kung tree in swan to get the carryout C14, the adder has to wait for the product of C7&C11, so C11&13 and finally C13&P14. On the other pile for the modified Brent- Kung tree C7 is directly pr oducted with C13 at the fourth stage. This h! elps the C14 to be for sale at the fifth stage. The modified Brent-Kung tree is shown below as well as the critical path, which is highlighted in red. Loading prize: Rwire=Rsq*L/W=0.75*1.8mm / 4?=281.2Ohm Cin = 24.7fF(from the sum of all the admission input capacitance of the very first stage.) Since the adder capricious a 1.8mm long bus with 6 loads every bit distributed. Each capacitive load is equal...If you want to get a full essay, order it on our website: OrderCustomPaper.com

If you want to get a full essay, visit our page: write my paper

No comments:

Post a Comment